A novel CMOS-process-compatible high-holding voltage silicon-controlled rectifier (HHV-SCR) for electrostatic discharge (ESD) protection is proposed and demonstrated by simulation and transmission line pulse (TLP) testing. The newly introduced hole (or electron) recombination region H-RR (or E-RR) not only recombines the minority carrier in parasitic PNP (or NPN) transistor base by N+ (or P+) layer, but provides the additional recombination to eliminate the surface avalanche carriers by newly added P+ (or N+) layer in H-RR (or E-RR), which brings about a further improvement of holding voltage (V h ). Compared with the measured V h of 1.8 V of low-voltage triggered silicon-controlled rectifier (LVTSCR), the V h of HHV-SCR can be increased to 8.1 V while maintaining a sufficiently high failure current (I t2 > 2.6 A). An improvement of over four times in the figure of merit (FOM) is achieved.
Introduction
With the development of semiconductor integrated technology and the consistent miniaturization of semiconductor device's feature size, the device damage induced by ESD is becoming more severe. At the cost of large chip area, the conventional devices such as diode and gate grounded N-channel MOSFET (ggNMOS) featuring normal ESD robustness were reported [1] . In order to realize improved ESD capability with a smaller device dimension, the low-voltage triggered siliconcontrolled rectifier (LVTSCR) has been considered as an attractive device due to its high-current capability per unit area [2] . For low-voltage applications, owing to the embedded low-trigger voltage (V t1 ) ggNMOS, the LVTSCR with excellent ESD robustness is capable of providing faster ESD response speed than that obtained in conventional SCR. However, the strong inherent positive feedback causes an extremely low V h (1~2 V), which is responsible for latch-up and transient mis-trigger [3] . Such negative effects can be effectively suppressed by simply increasing V h [3] [4] [5] [6] [7] [8] [9] [10] [11] . The device will be free from the latch-up and transient mis-trigger, while the V h is higher than the power supply voltage (VDD). Accordingly, The N+ESD region and P+LDD region were added into SCR with additional masks and ion implant steps to improve V h [3] . However, the ESD robustness may deteriorate due to the additional power dissipation together with the increased V h . In addition, the emitter voltage clamp technology for V h improvement with acceptable failure current (I t2 ) was also proposed [5] . Nevertheless, the V h in the aforementioned approaches is non-adjustable which still presents inconvenience and limitation in versatile applications.
In this letter, a novel high-holding voltage siliconcontrolled rectifier (HHV-SCR) is proposed and demonstrated by TCAD simulation and TLP testing. The device simultaneously achieves high V h , high I t2 , and adjustable V h without any additional masks and steps. The TLP-test was carried out to validate that the V h can be effectively improved while maintaining a sufficiently high I t2 . According to the tested results, the HHV-SCR features over four times higher V h than that in the LVTSCR with the negligible degradation in I t2 .
Method
In this work, a novel high-holding voltage SCR with an embedded carrier recombination structure is investigated. The physical models IMPACT.I, BGN, CONMOB, FLDMOB, SRH, and SRFMOB are used in numerical simulation. Based on the model, H-RR and E-RR are optimized to achieve high V h and high P M . The fabricated HHV-SCRs and LVTSCR are tested by TLP system.
Structure and Mechanism
The schematic cross-sectional view of the proposed HHV-SCR and layout diagram are shown in As a positive ESD voltage (V ESD ) rising up to a certain level, the TN+/P-well/TP+ junction with a lowbreakdown voltage will breakdown first followed by the snapback of the parasitic transistors triggered by the avalanche current. The strong positive feedback of the parasitic BJTs is responsible for the considerably low V h of the LVTSCR. In the HHV-SCR, the N+ in H-RR (or the P+ in E-RR) will recombine the minority carriers injected from the edge of anode P+ (or cathode N+), which reduces the current gain (β) of the parasitic PNP (or NPN) and eliminates the surface bipolar effect. Importantly, the P+ in H-RR (or the N+ in E-RR) blocks the surface low-resistance path by recombining the surface electrons (or holes). Compared with the H-RR without P+ (or E-RR without N+), the new P+ in H-RR (or the N+ in E-RR) provides the additional recombination to eliminate the surface electrons (or holes) injected from cathode (or anode) and those induced by impact ionization (shown in Fig. 3a) , which brings about the further increasing of V h . By combining these modifications, a significant improvement in FOM is verified. The figure of merit (FOM) is cited from [7] and defined as the tolerable power density of single device given by FOM=(V h ·I t2 )/(N·W) to evaluate the V h and I t2 performance of single device. Generally, accompanied by the improving of V h performance, it still causes the degradation of I t2 due to the higher-power dissipation. Therefore, the higher FOM signifies the single device can achieve the higher current capability on the higher V h level (N is the number of the stacking device; W is the device width).
Results and Discussion

Simulated results
The device characteristics were studied and simulated by TCAD Medici, where the corresponding models such as impact ionization and concentration-dependent mobility model were used. The simulated I-V curves of the LVTSCR and HHV-SCRs are shown in Fig. 2 . The V h of the LVTSCR is as low as 1.8 V, while the V h of the HHV-SCR is improved from 4.6 V to 8.1 V with d1 decreased from 0.6 μm to 0 μm for d2 = 0.5 μm. In fact, the smaller d1 is favored for improved recombination capability of N+ in H-RR (or P+ in E-RR) to obtain a lower β, which explains that the HHV-SCR always achieves the highest V h for d1 = 0 μm. The simulated results in Fig. 2b indicate that the V h of HHV-SCR is further improved with d2 increased from 0.5 to 1 μm due to the increasing of device length. For demonstration, the P+ in H-RR (or N+ in E-RR) is also a key factor to increase V h . The simulated results are shown in Fig. 2c . When the H-RR (or E-RR) with fixed d3 + d4 is completely formed by heavy doping N+ (or P+) (e.g., d3 = 3.5 μm, d4 = 0 μm), the simulated V h is 7.1 V. By inserting the P+ inside H-RR and N+ inside E-RR with fixed d3 + d4 (e.g., d3 = 2.5 μm, d4 = 1.0 μm), the simulated V h can be increased up to about 9.5 V. It can be inferred that the new P+ in H-RR (or N+ in H-RR) is effective in recombining surface avalanche electrons (or holes) to block the surface current path. Therefore, a higher V h is required for the HHV-SCR to sustain the same holding current (I h ). The recombination curve alone AA′ line shown in Fig. 3a demonstrates the increasing of recombination rate induced by new P+ in H-RR (or N+ in E-RR). The TN+ and TP+ are adopted to ensure the V t1 within an acceptable range. By adjusting the d2 and d5 at the fixed d5 + d2 + d5, the V t1 of HHV-SCR can be significantly reduced from 12 V to 9.0 V to meet the design window of 5 V circuits with the negligible impact on V h , shown in Fig. 2d . The current distribution diagrams of the simulated devices at the holding point are also shown in Fig. 3b , c, respectively. Compared with the current distribution in the HHV-SCR with d3 = 3.5 μm, d4 = 0 μm, the surface current path in proposed HHV-SCR is blocked due to the additional recombination rate benefited from P+ in H-RR and the N+ in E-RR.
Experimental Results
The fabricated devices are tested by TLP system. The total widths (W) of all tested SCR are 50 μm and with single finger for the parameter's comparison ( Table 1 ). All of the tested devices occupy the similar layout area.
The device parameters are shown in Table 2 . Figure 4a shows the TLP measurement curves of the HHV-SCRs with d2 =0.5 μm (called devices B1) and the LVTSCR. According to the experimental results, the V h of HHV-SCR is increased from 5.5 to 8.0 V with the d1 decreased from 0.6 μm to 0.0 μm, which is much higher than 1.8 V obtained in the conventional LVTSCR. As the d2 increases from 0.5 to 1 μm, the corresponding HHV-SCRs (called devices B2) obtain a higher V h shown in Fig. 4b . Considering the design window, the clamping voltage (V CL ) under the given index is also a key parameter to evaluate clamping ability. From the tested results, the V CL of single finger HHV-SCR is also kept within the acceptable range at the HBM = 2 kV (I TLP =1.3 A) although the finger width is only 50 μm. However, all devices cannot provide the eligible V CL under the stronger ESD stress due to the high V h and large dynamic resistance (R dy ) induced by undersized device width. For satisfying the higher on-chip ESD requirement, the finger width is extended to the acceptable 300 μm for d1 = 0.6 μm, d4 = 0.5 μm, and d1 = 0.6 μm, d4 = 0 μm. The TLP testing shown in Fig. 5 demonstrates that the HHV-SCR with d4 = 0.5 μm features the extremely low R dy (about 0.7 Ω), superior ESD robustness (I t2 > 10 A) and high V h of 6.7 V. It can be observed that the V CL is as low as 6.7 V at the I TLP = 5.4 A (HBM = 8 KV). Furthermore, the higher V h benefited from P+ in H-RR (or N+ in E-RR) is also proved, as compared with the TLP curve of SCR with d4 = 0 μm. The tested results of 50 μm singlefinger devices are listed in Table 1 .
Conclusion
A novel CMOS-process-compatibleHHV-SCR is studied and measured by TCAD simulation and TLP system. Compared with the conventional LVTSCR, the HHV-SCR features significantly improved V h (an improvement of over 450% in the V h is achieved) and without sacrificing the chip area. Furthermore, the V h of the HHV-SCR can be adjusted from 5.5 V to 8.1 V to satisfy the different V h requirements with negligible degradation in I t2 . In terms of P M , compared with the conventional LVTSCR, over 200% improvement is also achieved.
